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Spiking Neural Networks (SNNs) offer an event-driven and more biologically realistic alternative
to standard Artificial Neural Networks based on analog information processing. This can poten-
tially enable energy-efficient hardware implementations of neuromorphic systems which emulate the
functional units of the brain, namely, neurons and synapses. Recent demonstrations of ultra-fast
photonic computing devices based on phase-change materials (PCMs) show promise of addressing
limitations of electrically driven neuromorphic systems. However, scaling these standalone comput-
ing devices to a parallel in-memory computing primitive is a challenge. In this work, we utilize the
optical properties of the PCM, Ge2Sb2Te5 (GST), to propose a Photonic Spiking Neural Network
computing primitive, comprising of a non-volatile synaptic array integrated seamlessly with previ-
ously explored ‘integrate-and-fire’ neurons. The proposed design realizes an ‘in-memory’ computing
platform that leverages the inherent parallelism of wavelength-division-multiplexing (WDM). We
show that the proposed computing platform can be used to emulate a SNN inferencing engine for
image classification tasks. The proposed design not only bridges the gap between isolated computing
devices and parallel large-scale implementation, but also paves the way for ultra-fast computing and
localized on-chip learning.
I. INTRODUCTION
The phenomenal success in the field of Deep Learning
using Artifical Neural Networks (ANN) based on ana-
log information processing has had far reaching conse-
quences in the past decade [1]. Machines driven by such
networks have surpassed human in various tasks rang-
ing from pattern recognitions to playing complex games
such as Go [2] and Chess [3]. However, the growing
complexities of computational models involved in such
multi-layered neural networks have rendered the train-
ing and inferencing tasks extremely expensive in terms
of memory and energy. The gulf between the energy ef-
ficiency of the brain and standard neural network archi-
tectures have led researchers to explore a bio-plausible
alternative, namely, Spiking Neural Networks (SNNs).
The event-driven nature and sparse information encod-
ing of SNNs make them more feasible for energy-efficient
neuromorphic computing thus paving the way towards
unraveling the elusiveness of the brain. The fundamen-
tal operations performed by SNNs involve parallelized
dot-product through the synaptic network followed by
subsequent integration and thresholding by the neurons.
Neuromorphic systems attempting to leverage the sparse
and event-driven nature of SNNs thus aim toward effi-
cient emulation of these functionalities.
The initial efforts [4–6] in hardware implementations of
SNNs was based on standard von-Neumann architecture
[7] based on Complementary Metal Oxide Seminconduc-
tor (CMOS) technology where the synaptic units of the
neural networks are stored in the digital memory and
∗ ichakra@purdue.edu
repeatedly fetched by the processor for computing oper-
ations. However, the overhead of frequent data transport
between the memory and processor have led to a shift in
the computing paradigm as ‘in-memory’ computing plat-
forms [8, 9] attempt to emulate the ‘massively parallel’
operations of the brain. Although the term ‘neuromor-
phic’ was primarily coined [10] with CMOS technology in
mind, this computing domain has branched out to non-
volatile memory (NVM) technologies such as oxide-based
memristors [11], spintronics [12], phase change materials
(PCM) [13, 14], etc in the recent years. The natural
ability of these resistive technologies to compute paral-
lelized dot-products using crossbar structures make them
promising candidates for neuromorphic systems. Despite
the extensive efforts in NVM-based in-memory comput-
ing in the electrical domain, these technologies suffer
from different drawbacks manifesting in form of energy-
efficiency, speed and sneak paths. Moreover, write la-
tencies into memristors [15, 16] is a major reason why
memristive devices are not suitable for temporally scal-
able architectures. Thus, there is a need to explore a
different memory technology which can enable comput-
ing as well as the possibility of lower write times.
Integrated Photonics offers an alternative approach to
standard microelectronic ‘in-memory’ computing plat-
forms and promises ultra-fast neural computing and in-
formation processing. The recent advances in photonics-
based neuromorphic computing has overseen implemen-
tations of various kinds [17, 18] of neural processing units
on the photonic platform leveraging the inherent capa-
bility of matrix operations of integrated optical circuits.
Spike-based processing systems have also been exten-
sively explored using excitable lasers [19, 20]. However,
most of the photonic systems investigated in the context
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2of neuromorphic computing are based on volatile infor-
mation processing which require thermal tuners to main-
tain the modulation states which might turn out to be
energy expensive for large-scale systems. Non-volatility
offers the ability to write and erase information dynam-
ically desirable for large-scale implementations of neu-
romorphic systems. To that effect, recent demonstra-
tions of sub-ns writing speeds in GST-based PCM tech-
nology through optical pulses has opened up a host of
opportunities of in-memory computing in the photonic
domain[21]. The ultra-fast switching using light over-
comes the longstanding obstacle of high ‘write’ latencies
[15] for PCMs in the electrical domain. The highly con-
trasting optical properties of GST in its crystalline and
amorphous phases have led to implementations of all-
photonic memories [22], switches [23] and reconfigurable
non-volatile computing platforms [24]. More recently,
photonics-based GST devices have also been explored to
emulate biologically plausible synapses [25], capable of
undergoing Spike Timing Dependent Plasticity (STDP),
and ‘integrate and fire’ spiking neurons [26]. Despite
these promising investigations towards fast neural com-
puting based on non-volatile platform, the challenge of
scaling standalone devices to large-scale neuromorphic
systems is enormous. Thus, there is a need to explore
non-volatile memory primitive in the photonic domain,
which can perform parallel computing. In this work, we
propose an all-photonic SNN computing primitive, based
on GST-based photonic neural elements, which attempts
to bridge the gap between devices to system-level imple-
mentation of Photonic neural networks. We leverage the
inherent wavelength division multiplexing (WDM) [27]
property of optical networks to propose a non-volatile
synaptic array, while exploring and mitigating the chal-
lenges arising from designs based on ring resonators of
radii comparable to the wavelength of operation. Such
a synaptic array can achieve higher densities compared
to current state-of-art photonic computing systems. We
show how the proposed synaptic computing platform can
be seamlessly integrated with previously explored ‘inte-
grate and fire’ spiking neurons to realize an ultra-fast
and truly integrable Spiking Neural Network. Finally,
we evaluate the performance of the proposed Photonic
SNN in the classification task of handwritten digits.
II. PHOTONIC SYNAPSES
The core computational units of any neural network
are neurons and synapses. In SNNs, information is en-
coded in form of spikes and the neurons and synapses
are capable of processing information through these spike
trains. As shown in Fig. 1 (a), the input trains of spikes
get multiplied by the synaptic weights w1, w2, ..., wn and
the weighted sum is received by an ‘Integrate-and-Fire’
neuron. The internal state of the neuron, known as the
‘membrane potential’ (Vmem) integrates based on the in-
coming weighted spikes and is compared with a thresh-
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FIG. 1. (a) The basic functional elements of an SNN are
spiking neurons and weighted synaptic connections. At each
time instant, the inputs are weighted by the synaptic weights
to produce a resultant output represented as
∑
i Piwi. The
‘integrate-and-fire’ neuron’s membrane potential (Vmem) is
updated according to the weighted sum and compared with a
threshold value (Vth). (b) GST-embedded single bus micror-
ing resonator structure with Si waveguides on SiO2 substrate.
(c) Top view of the device illustrating the different parame-
ters pertaining to the ring resonator structure. The synaptic
device performs an analog multiplication of input Pin and
transmission T .
old (Vth) at every time-step. The neuron outputs a spike
once Vmem reaches Vth. The synaptic functionality es-
sentially corresponds to a multiplication operation of the
inputs and the corresponding weights of the synapses.
The basic operation performed by a single synapse can
be represented as Iiwi. We show how a single bus mi-
croring resonator with a GST element embedded on top
of it can operate as such a synapse. The device under
consideration is a Si-on-insulator structure consisting of
a rectangular waveguide and a ring waveguide as shown
in Fig. 1 (b). A GST element is deposited on one arm of
the ring waveguide, which takes the shape of an arc and
the length of the arc is denoted as the length of the GST
element (LGST ). The fabrication technique of building
such a structure has been well explored [23, 24]. Wave
in the rectangular waveguide gets partially coupled to
the ring and constructively interferes when the round-
trip phase shift equals an integer multiple of 2pi leading
to the resonant condition:
2piRringneff,wg = mλm (1)
where Rring is the radius of the ring waveguide, neff,wg
is the effective refractive index of the ring waveguide and
λm is the resonant wavelength. The transmission through
the ‘PASS’ port is dependent on the device dimensions
3and material such that:
Tp =
a2 − 2arcosθ + r2
1− 2arcosθ + a2r2 (2)
where a is the attenuation factor and r is the self-coupling
coefficient as shown in Fig. 1 (c). θ is the single-pass
phase shift. Under resonance, θ equals 2pi and the trans-
mission is given by Tmin = ((a− r)/(1− ar))2.
We leverage the contrasting optical properties of GST
in its amorphous (a-GST) and crystalline (c-GST) states
to manipulate the attenuation in the ring waveguide and
thus vary the transmission Tmin at the resonance wave-
length. The varying imaginary refractive indices of a-
GST and c-GST leads to differential absorption of evanes-
cently coupled light. The difference in optical absorption
can be visibly observed through the cross-section view
of the fundamental mode profiles in GST-embedded Si
waveguide when excited by a TE mode electromagnetic
(EM) wave as shown in Fig. 2. c-GST introduces a
significant change in waveguide mode in contrast to a-
GST due to higher absorption in the GST element. The
attenuation factor (a) in Eqn. 2 can be related to the
imaginary refractive index as:
a = exp(−2piκeff,GSTLGST
λ
+ Loss) (3)
where κeff,GST is the effective imaginary refractive in-
dex of the GST on Si-SiO2 stack, LGST is the length of
the GST element, and the term ‘Loss’ refers to other
propagation losses such as bending losses, etc. The GST
element can be programmed to partially crystallized lev-
els such that multi-level states can be achieved [22, 24].
To note, from the perspective of neural networks, signifi-
cant progress have been made towards proposing training
algorithms [28, 29] which preserve performance even with
binarized synapses. Thus, although multi-level states
would be desirable from a device point of view, modified
training techniques can enable reasonable performance
with low-precision synapses.
The refractive indices of partially crystallized GST can
be calculated from effective permittivities approximated
by an effective-medium theory [30, 31]:
eff (p)− 1
eff (p) + 2
= p× c − 1
c + 2
+ (1− p)× a − 1
a + 2
(4)
where c and a are the complex permittivites of c-GST
and a-GST respectively calculated from the refractive in-
dices of GST[32] by
√
(λ) = n + iκ. p is the degree
of crystallization. Thus, the different levels of crystal-
lization of GST leads to various levels of κeff,GST thus
leading to different levels of transmission. We leverage
the multi-level transmission to implement an all-photonic
synapse. Considering an incident optical pulse of power
Pin, the synaptic functionality is realized such that the
output power Pout is given by:
Pout = TλmPin (5)
b)a)
c)
FIG. 2. Cross-section view of Fundamental Mode profiles for
a GST-embedded Si-SiO2 waveguide section for (a) a-GST
and (b) c-GST showing visible contrast in optical absorption
for the two boundary states of GST. (c) The variation of the
real (neff,GST )) and imaginary (κeff,GST ) refractive indices
of GST with degree of crystallization.
where Tλm is the transmission at resonant wavelength
λm. Tλm represents the weight of the synapse and the
various levels of transmission with varying degree of crys-
tallization states of GST can be leveraged to represent a
entire range of synaptic weights with appropriate dis-
cretization. We critically couple the resonator to the
amorphous state such that the transmission is minimum
in the amorphous state and increases with the degree
of crystallization. While individual synapses represent a
simple multiplication, the weighted inputs from multiple
synapses are received by a neuron as shown in Fig. 1 (a).
To emulate such a behavior, it is important to connect
these synapses in an integrated fashion. Such a synaptic
network would perform the most ubiquitous functionality
of any neural network, a dot-product.
III. PHOTONIC DOT PRODUCT ENGINE
We leverage the characteristics of the proposed non-
volatile photonic synaptic device to map the synaptic
weights of a neural network in a Photonic Synaptic Net-
work capable of performing the dot-product of the inputs
and the weights.
A. Network Design
We leverage the Wavelength Division Multiplexing
(WDM) technique to compute dot product operations
between incoming spikes and synaptic weights. We rep-
resent the synaptic weights in terms of the transmission
Tλ of the microring resonator as discussed in the previ-
ous section. To represent multiple wavelengths, we use
multiple ring resonators of increasing ring radii to rep-
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FIG. 3. Synaptic dot product engine showing arrangement of
ring resonators with increasing radii representing the trans-
mission vector Tλ = {Tλ1 , . . . , TλN }. WDM signals gets mod-
ulated by weights corresponding to respective wavelength and
the photodetector array collects the signals to generate a cur-
rent Iout representing the dot product of transmission vector
Tλ and inputs P = {P1, . . . , PN}.
resent different synapses in a row as shown in Fig. 3.
The number of synapses (N) in each row is dependent
on the Free Spectral Range (FSR) of the ring resonator
and this governs the dimension of the input vector of the
dot product engine. A WDM spike enters the straight
waveguide through the ‘INPUT’ port and the GST ele-
ment on each ring resonator modulates the amplitude of
corresponding wavelength by the representative synaptic
weight according to Eqn. (5). Thus at the ‘OUTPUT’
port we obtain a multi-wavelength spike comprising of
different TλiPi products corresponding to different wave-
lengths. This spike is then fed to a photodiode array
(PD) which produces a current given by the sum of all
the amplitudes given by:
Iout = R
∑
i
TλiPi (6)
where R is the responsivity of the PD expressed as A/W.
This current is equal to the dot product of the input vec-
tor P and weight vector Tλ. The operation is illustrated
in Fig. 3.
B. Synapse Design constraints
Using the WDM technique for the proposed photonic
synaptic array imposes certain constraints on the design
of the synaptic devices. For accurate dot-product op-
eration, it is necessary to achieve significant isolation
between the channels in order to minimize channel-to-
channel interaction. The important parameters which
constrain the design space of the synaptic device are fi-
nesse (F) and channel spacing (λdiff ). Finesse is the ra-
tio of free spectral range (FSR) and full-width at half
maximum (FWHM). For a single bus ring resonator,
FWHM and FSR are expressed as [33]:
FWHM =
(1− ra)λ2m
pingL
√
ra
(7)
FSR =
λ2m
ngL
(8)
Finesse =
FSR
FWHM
(9)
where L = 2piRring is the circumference of the ring, ng
is the group index and rest of the parameters bear the
same meaning as defined earlier. The interference due to
adjacent channels can be modeled as:
T ′λi |λ=λi = Tλi |λ=λi × Tλi |λ=λi+1 × Tλi |λ=λi−1
T ′λi |λ=λi = αλiTλi |λ=λi
(10)
Here, T ′λi |λ=λi is the modified transmission due to
interference from the adjacent resonant wavelengths,
Tλi |λ=λi,λi+1,λ=λi−1 are the transmissions of ith ring at
the ith, (i+ 1)
th
and (i− 1)th resonant wavelengths re-
spectively. αλi represents the non-ideal factor which
should ideally be close to 1. αλi decreases with decreas-
ing channel spacing (λdiff ) and increasing FWHM. For
our design, we decided the minimum radius of the ring
to be 1.5 µm in order to achieve a high density synap-
tic array for better scalability. Rings of similar size have
been demonstrated previously [34] with certain modifica-
tions that we will discuss next. The rest of the param-
eters concerning the synapses were chosen to maximize
the number of rings in a single row (N) while maintaining
αλi close to 1 under the condition that Nλdiff < FSR.
A number of challenges arise for rings of radius compa-
rable to the wavelength of operation. Firstly, to achieve
a critical coupling in the low-loss amorphous state, the
power coupling gap between the bus and the ring waveg-
uide needs to be small (< 100nm). This is because the in-
teraction length between the ring and the straight waveg-
uide is quite short and hence to achieve reasonable cou-
pling, even to match the small intrinsic loss in the ring
in low-loss amorphous state of GST, we require a small
power coupling gap. Such gaps become extremely diffi-
cult to fabricate. An alternative to using lower gaps has
been demonstrated [34] for rings of small radii. Reducing
the width of the bus waveguide increases the spatial pe-
riod of the propagating mode due to the lower effective
refractive index. This results in a better phase match
with the mode in the tightly curved ring waveguide. For
the rest of our analysis, we have used a bus waveguide of
width 0.35 µm and a coupling gap of 135 nm.
IV. PHOTONIC INTEGRATE-AND-FIRE
NEURONS
The proposed photonic dot-product engine needs to
be interfaced with spiking neurons to realize a Photonic
SNN inferencing platform. In this work, we explore a
Photonic ‘Integrate-and-Fire’ neuron that we have pro-
posed previously [26]. We revisit the concept of a Pho-
tonic Integrate-and-Fire Neuron explored in our previous
work [26]. The neuron consists of an ‘Integration Unit’
and a ‘Firing Unit’. The ‘Integration unit’ of the neu-
ron consists of two add-drop ring resonators with GST
deposited on top of each as shown in Fig. 4 (a). The
purpose of the two ring resonators is to perform bipolar
integration, i.e., the respective devices are fed by positive
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FIG. 4. (a) Schematic of a bipolar integrate and fire neuron
based on GST-Embedded Ring resonator devices showing the
integration and firing unit. (b) Timing diagram showing the
integration of membrane potential for various incident pulses
demonstrating the operation of the proposed neuron
and negative weighted sums from the synapses to perform
integration in the appropriate direction. The significance
of positive and negative weighted sums would be clearer
in the next section. The neuron operates in alternate
‘write’ and ‘read’ cycles. The GST elements on the ring
resonators are initially in crystalline state. With incident
‘write’ pulses, the GST element begins to get partially
amorphized. During the ‘read’ phase, with partial amor-
phization, transmission at the ‘THROUGH’ port of each
ring resonator decreases and that at the ‘DROP’ port
increases. Essentially, with incoming pulses, the trans-
mission through the ‘DROP’ and ‘THROUGH’ ports get
positively and negatively integrated respectively. These
properties of the device can be combined to mimic the
behavior of a bipolar integrate and fire neuron. The
‘DROP’ and ‘THROUGH’ port of the positive and nega-
tive integrating ring resonator respectively are connected
to an inteferometer. The output of the interferometer
represents the membrane potential of the spiking neu-
ron. To perform the thresholding action, the membrane
potential is fed to the ‘Firing unit’ of the neuron. This
unit consists of an amplifier, a circulator and a rectan-
gular waveguide with GST deposited on top. During
the ‘read’ phase of the neuron, the resulting membrane
potential after being amplified and directed by the cir-
culator towards the rectangular waveguide, attempts to
amorphize the initially crystalline GST element on the
rectangular waveguide. Initially, the output of the am-
plifier A (Pamp) is insufficient to amorphize the GST on
rectangular waveguide and hence rendering it unable to
transmit an output spike. However, when the membrane
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FIG. 5. Synaptic dot product engine showing arrangement of
ring resonators with increasing radii representing the trans-
mission vector Tλ = {Tλ1 , . . . , TλN }. WDM signals gets mod-
ulated by weights corresponding to respective wavelength and
the photodetector array collects the signals to generate a cur-
rent Iout representing the dot product of transmission vector
Tλ and inputs P = {P1, . . . , PN}. k is an amplification factor.
potential integrates enough to the cross the threshold, on
incidence of several write pulses, Pamp is ensured to be
high enough to amorphize the GST on the rectangular
waveguide, thus enabling it to transmit a spike. Once
the neuron fires, a ‘RESET’ pulse resets the states of the
devices to their initial states and the membrane potential
drops to the resting potential (Prest) as shown in Fig. 4
(b). Further details of the writing and reading schemes
have been presented in [26].
V. OPERATION OF ALL-PHOTONIC SPIKING
NEURAL NETWORK
Implementation of a SNN based on the Photonic Dot-
Product Engine (PDPE) and ‘integrate-and-fire’ neu-
rons described above involves integration of the proposed
structures. As elucidated above, the basic computational
function of a neural network is a dot product. To realize
parallel instances of such a functionality using the afore-
mentioned PDPE, we use a splitter (SPL) to feed the
WDM input spikes to multiple PDPE rows with the in-
put vector and obtain the dot-products of each rows from
respective PD arrays as shown in Fig. 5. Essentially, the
output vector thus obtained from the PD arrays gives us
the multiplication of the vector of input spikes Pi with
a N ×M synaptic network Tij . The M outputs Ij ob-
tained from the PD arrays are fed to laser diodes (LD)
which converts the electrical current to optical spikes thus
completing the parallel dot-product operations and can
be represented as:
O1
O2
...
OM
 ∝ [P1 P2 . . . PN ]

T11 T12 . . . T1M
T21 T22 . . . T2M
...
...
. . .
...
TN1 TN2 . . . TNM

(11)
6TABLE I. Simulation Parameters
Parameters Values
Si Ring Waveguide X-Section 0.45×0.25 µm2
Si Bus Waveguide X-Section 0.35×0.25 µm2
Coupling Gap (Lgap) 0.135 µm
GST Length (LGST ) 170 nm - 220nm
GST Thickness (tGST ) 10 nm
GST Width (WGST ) 0.44 µm
Si Refractive Index (nSi) [35] 3.5
SiO2 Refractive Index
(nSiO2) [36]
1.4
c-GST Refractive Index
(nc−GST + iκc−GST ) [37]
7.2+1.9i
a-GST Refractive Index
(na−GST + iκa−GST ) [37]
4.6+0.18i
We now present how such a photonic synaptic network
based can be integrated with the proposed bipolar IF
Neurons to realize a photonic SNN. The schematic of
such a photonic SNN is illustrated in Fig. 6. To account
for negative weights in a neural network, we represent
the element of the weight matrix T to be comprised of a
positive and negative component:
Tij = T
+
ij + T
−
ij
T+ij = Tij , T
−
ij = Tlow,when Tij > 0
T+ij = Tlow, T
−
ij = |Tij |,when Tij < 0
(12)
Here Tlow is the transmission corresponding to the lowest
programmable state considered. Two PDPE arrays are
deployed for mapping the positive and negative compo-
nents respectively as depicted in Fig. 6. The dot-product
outputs from the LD arrays of the two DPE arrays can
be represented as:
O+j =
∑
i
PiT
+
ij
O−j =
∑
i
PiT
−
ij
(13)
These outputs from the jth rows are received by the jth
IF neuron discussed earlier. The outputs from the posi-
tive and negative PDPE arrays are received by the posi-
tive and negative integrating ring resonators in the neu-
ron respectively. The two ring resonators integrate in
the opposite direction based on the two inputs and the
resulting integration mimics the desired integration that
a biological ‘integrate-and-fire’ neuron performs, given
by:
Vmem,j [t] = Vmem,j [t− 1] +
∑
i
PiTij (14)
Here,
∑
i PiTij =
∑
i(PiT
+
ij −PiT−ij ). Vmem,j [t] is the in-
ternal state or the membrane potential of the jth neuron
at time t. The resulting membrane potential is passed to
a Firing Unit as described in Fig. 4 such that the neuron
produces an output spike once the Vmem,j [t] reaches a
threshold. The output spikes from all the neurons of the
current layer are then fed to the next synaptic array layer.
Fig. 6 delineates the operation of basic building blocks
of a neural network. We perform large scale system-level
simulations by emulating the behavorial model of the pro-
posed spike processing system to assess the performance
of neuromorphic systems based on this fabric.
It is important to consider the architecture-level facets
of any computing primitive. The proposed design is anal-
ogous to memristive crossbars, where the high fan-in into
the neurons is resolved by the inherent parallelism of the
computing framework. In our design, each neuron re-
ceives two inputs, from the positive and negative synap-
tic array, and the output of that neuron is fed to one
of the 16 inputs of the synaptic array of the next layer.
In reality, neural networks are of far bigger sizes than
what the proposed design can accommodate. As a re-
sult, multiple instances of the proposed primitive can be
used with time-multiplexing to perform the entire vector-
matrix multiplication operation. The partial sums from
these instances are collected and added before being fed
to the neuron. Output from a neuron is again served
as inputs to the synaptic arrays storing the weights of
the next layer of the neural network. Similar architec-
tures have been explored using memristive technologies
[16, 38]. This work is concerned with device and cir-
cuit primitive of a spike-based photonic non-volatile in-
ferencing engine which will act as a computing core of a
large-scale system similar to technologies in the electrical
domain.
VI. RESULTS
A. Simulation Framework
1. Device Simulations
We evaluated the performance of the proposed all-
photonic SNN fabric by designing a device-circuit-
algorithm co-simulation framework. First, the device
characteristics of each ring resonator in a DPE row is
simulated for 4 different degrees of crystallization of the
GST element using commercial-grade simulator Lumer-
ical FDTD Solutions[39] based on the finite-difference
time-domain (FDTD) method. The fixed parameters
used for these simulations are listed in Table I. The mode-
profiles were obtained through Electromagnetic simula-
tions using the Finite Element method in COMSOL Mul-
tiphysics [40].
2. Device to System Framework
The device characteristics, obtained from the FDTD
simulations are analyzed and a Gaussian fit is applied on
the data for interpolation. We develop a device to system
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FIG. 6. Schematic of an All-Photonic Spiking Neural Network. Two DPE arrays are deployed to represent the positive and
negative components of the weights. The outputs of the DPE arrays are converted to optical spikes and passed to integrate-and-
fire neurons. The structure of an integrate-and-fire neuron is illustrated in a circle. Each neuron has two inputs corresponding
outputs from the positive and negative DPE arrays. The neuron outputs a spike when the membrane potential crosses its
threshold.
co-design framework by building behavorial models of the
proposed synapses and neurons based on the fitted de-
vice characteristics. The models are used to evaluate the
inferencing performance of the standard neural network
topology on standard digit recognition task based on the
MNIST dataset using the Deep Learning Toolbox[41] in
MATLAB. The MNIST dataset consists of 60000 images
in the training set and 10000 images in the testing set.
B. Device Simulations
We considered 16 ring resonators of radii linearly in-
creasing from 1.5 µm to 1.59 µm in any particular DPE
row. The choice of number of devices, N , in a single row
is discussed earlier. The length of the GST element is in-
creased accordingly and chosen iteratively to ensure uni-
form transmission characteristics across the wavelength
range of operation. We performed FDTD simulations for
each device with 4 different degrees of crystallization of
GST (30%, 50%, 80%, 100%) and the observed transmis-
sion characteristics for the rings are shown in Fig. 7 (a).
Expectedly, the transmission for each device decreases
with decreasing degree of crystallization. The observed
FSR was 53.1 nm and difference between the highest
and lowest resonant wavelength was 47nm, which is well
within the FSR, thus ensuring no interference from reso-
nant wavelengths beyond the region of operation. Fig. 7
(b) and (c) show the contrast in electric field absorption
by the GST element in the ring resonator for 30% and
100% crystallized GST. We observe certain variations
across different wavelengths which can be minimized by
further adjustments of lengths of the GST element. How-
ever, from the perspective of neuromorphic applications,
these variations prove to be insignificant. We will explore
the impact of such variations in our evaluation of the pro-
posed neuromorphic processing engine. We exploit the
dependence of transmission on degree of crystallization
to realize the synaptic behavior of the rings. Fig. 8 (a)
shows the Gaussian fit of the simulated data across de-
grees of crystallization varying from 0% to 100%. Note,
the Gaussian fit provides a fairly accurate representation
of the observed data and is a powerful tool to speed up
our analysis in light of the computationally expensive
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FIG. 7. (a) Normalized transmission for 16 different rings for
4 degrees of crystallization (30 %, 50 %, 80 %, 100 %) showing
a decreasing trend with decreasing degree of crystallization.
The range of wavelength for the 16 rings is less than the FSR
for the design. (b) and (c) shows the electric field profile in
the ring resonator system showing visible contrast in optical
absorption and field transmission at the ‘PASS’ port in the
GST element for c-GST and 30% c-GST respectively.
FDTD simulations. It can be observed that transmis-
sion has a non-linear relationship with p and hence, op-
eration of the rings as synapses would require the GST
element to be programmed to states with non-linearly
increasing p. This can be achieved with appropriate am-
plitude of the programming stimulus. Fig. 8 (b) shows
the transmission levels for each ring corresponding to 16
discretized programmable states or Levels. The degrees
of crystallization, p, for each state is shown in the inset
of Fig. 8 (b). The linear relationship between transmis-
sion and Levels is a necessity for the target application,
i.e., a dot-product operation for neuromorphic comput-
ing which led us to the choice of programmable states
with the non-linear distribution of p.
C. Interference Errors
The transmission characteristics of the different rings
for varying states of the GST element is used to evalu-
ate the accuracy of the dot-product operation performed
using the proposed synaptic network. The error in the
computation stems from the premise of overlapping fre-
quency response between adjacent channels. The advan-
tage of the proposed implementation over electrical coun-
terparts is that in the electrical domain, the losses due
to line resistance is a function of input and the weights
thus rendering them difficult to model. The impact of
the error in this setup is only dependent on the weight
level and hence, can be easily modeled, analyzed and
even corrected in light of the proposed application. In
Eqn. 9, we have formulated a behavorial model of the
a)
b)
FIG. 8. (a) Gaussian fit of simulated data points across de-
grees of crystallization ranging from 0 % and 100 %. (b) Lin-
early varying transmission across 16 different programmable
states (Levels) of the GST. Inset shows the degrees of crys-
tallization corresponding to the Levels.
error arising from interference due to adjacent channels.
Fig. 9 shows the map of non-ideality factor αλi for all 16
rings for 16 different levels. This was calculated through
fitting of the extracted αλi from Fig. 7 (a) based on
Eqn. 9. We observe that errors are highest for rings of
higher radius and for the highest levels. This can be at-
tributed to higher FWHM for rings of higher radius due
to the longer lengths of the GST element used to achieve
uniform transmission levels across the operating range of
wavelength. We include these error characteristics corre-
sponding to each ring for our system level evaluation of
the proposed photonic SNN inferencing framework.
D. System Level SNN performance
We develop a device to algorithm level framework to
perform system level analysis of the photonic SNN im-
plementation. A SNN, like any other neural network,
consists of multiple layers of neurons connected through
synapses. The unique property of SNNs is that the in-
puts to the network are discretized spike events instead
of analog values. The synapses act as weights which get
multiplied with amplitude of the incoming stimulus and
the resulting weighted-sum, i.e., dot-product of all im-
9FIG. 9. Map of non-ideality factor (αλi) arising due to inter-
ference from adjacent rings for each ring in the DPE row.
pulses coming from different synapses is received by the
neuron. We map the device characteristics of each in-
dividual synapse and ‘integrate-and-fire’ spiking neurons
discussed previously to explore the validity of operation
of the proposed devices as synapses and neurons in such a
SNN. Let us now explain how we perform the evaluation
of a SNN on the proposed PCM-based photonic infer-
encing framework. We consider a fully connected neural
network consisting of 3 layers, namely, the input layer,
the hidden layer and output layer as shown in Fig. 10
(a). This type of topology is well explored [42]. For our
analysis, we consider a network with M = 784, N = 500,
P = 10. We analyze the accuracy of such a network in
a standard handwritten digit recognition task based on
the MNIST dataset [43]. A popular way of implement-
ing spike-based inferencing systems is to train a network
as an Artificial Neural Network (ANN) and then con-
vert it to a SNN by well explored conversion algorithms
[42, 44]. The weights of the network are trained using
the Backpropagation algorithm [45] as in case of Artifi-
cial Neural Networks (ANN). The neurons in ANNs are
usually non-linear mathematical functions, such as Rec-
tified Linear Units (ReLU) [46], sigmoid or tanh with
ReLU being the most popularly chosen neuron function-
ality. During conversion, an artificial neuron with ReLU
functionality can be directly converted to an IF neuron,
mathematically [42]. The details of the operation of the
IF neuron has been elucidated in our earlier work[26].
The trained weights of the network after the ANN is
converted to a SNN are mapped to the observed charac-
teristics of each synaptic device in the proposed synaptic
network. The synaptic network has the provision of op-
erating 16 synapses simultaneously. To perform the dot-
product of larger dimensions, the synaptic network needs
to be time-multiplexed as discussed earlier. To simulate
large-dimension operations with the proposed synaptic
network, we repeat the device characteristics every 16
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FIG. 10. (a) Fully connected neural network topology consist-
ing of an input layer (M), a hidden layer (N) and an output
layer (P) of neurons. The resulting synaptic networks are of
sizes N ×M and P × N(b) Evolution of classification accu-
racy of handwritten digit recognition task based of MNIST
dataset comparing our proposed Photonic SNN to ideal SNN
performance. Here ideal SNN corresponds to software-level
functionalities without considering device characteristics.
synapses. The weights of the network can be negative.
To account for negative weights, two dot-product engines
are deployed, shown in Fig. 6 as described earlier.
The pixels of input images of size 28 × 28 are divided
into streams of spikes whose frequency is proportional
to the pixel intensity. At every time-step, the input can
either be ‘0’ when there is no spike or ‘1’ in the event
of a spike. The behavorial model of the SNN inferenc-
ing framework described above was implemented using
the MATLAB Deep Learning Toolbox [41] using the net-
work topology shown in Fig. 10 (a). The network is eval-
uated at every time-step by passing the inputs through
the forward path from the input layer to the output layer
through the synaptic network and activity of the network
was recorded. Finally, the output neuron with the high-
est spiking activity is compared with the label of the
input image to determine the accuracy of the recognition
system. The classification performance of the proposed
photonic SNN is compared with an ideal SNN in Fig.
10 (b). Here, ideal SNN essentially means software-level
evaluation without taking device characteristics into con-
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sideration. We observe that there is a degradation in ac-
curacy of 0.52 % after 35 time-steps from the ideal case
arising from the different variations in device characteris-
tics discussed earlier. To note, the concept of time-steps
here correspond to how many times we evaluate the net-
work over the Poisson-distributed input spikes generated
from the image. The duration of a time-step is not rel-
evant in this context as we do not include any tempo-
ral dynamics in the system. We further attempted to
isolate the contribution of synaptic device variations to
the observed degradation in accuracy by considering a
comparison test case: ideal synapses with proposed neu-
rons. That accuracy degradation amounted to 0.1% af-
ter 35 time-steps. This implies 0.42% degradation due to
synaptic variations.
We evaluated the energy consumption of the the basic
building blocks for our system, the synaptic array and
the neurons. The energy consumed by each synapse can
be estimated by the transmission (or the weight) of the
synaptic device. As the information being processed is
based on spike events, the input can either be ‘1’ or a ‘0’.
Experimental demonstrations [22] have shown that read-
out for GST-based Si photonic devices can be achieved
by pulse energies of 0.48 pJ. For our case, due to smaller
GST footprints, we consider input ‘1’ to correspond to
a pulse of amplitude 0.25 mW. The power consumed by
the synapse is thus given by (1-T) mW where T is the
transmission of the synapse. As these read pulses will
eventually write into the neurons, we choose a pulsewidth
of 200 ps, which is the minimum pulsewidth required to
write into the GST, as we observed previously [26]. Con-
sidering these metrics for the read pulses and power cal-
culations for each synapse, we estimated the energy con-
sumption of the entire classification operation described
above. The resulting average energy consumption for
first layer of the neural network in the synaptic array was
calculated to be ∼ 12.5fJ per synapse per time-step of
evaluation. For the second layer, the energy consumption
was ∼ 1.6fJ per synapse per time-step. The difference
is energy consumption in the two layers is due to more
sparse spiking activity in the second layer. The energy
consumed by each neuron was calculated in our previous
work to be 5pJ per time-step. The writing energies for
PCM devices of similar feature sizes [47, 48] in the electri-
cal domain can amount upto 14-19 pJ while operating at
speeds of 40-100ns. The total energy consumption for an
image classification was calculated ∼ 261nJ (178nJ con-
sumed by the synaptic operations and 83nJ consumed
by the neurons). Although the energy consumption is
comparable to CMOS technology [49], photonics poten-
tially offers a faster operation at sub-ns speeds. To note,
in this work, we have considered a significantly high read
pulse (0.25 mW) through the synapses which is reflected
in the high energy per inference operation. The proposed
synapses can be potentially read with a pulse of lower am-
plitude based on the sensitivity of the photodetectors and
that will significantly improve the energy requirements of
the system. Moreover, the speed of operation in the pho-
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FIG. 11. (a) Structure and arangement of input write waveg-
uide at a distance tgap to the synaptic device. The width of
the write waveguide (Wwrite) is smaller than that of the ring
waveguide (Wwg) for asymmetric coupling. (b) Transmission
characteristics of 1.59 µm ring for different values of tgap com-
pared with the case without a write waveguide. Inset 1 (Blue)
shows a zoomed-in view of the transmission characteristics to
show the different cases clearly. Inset 2 (Red) shows the vari-
ation of percentage error in transmission at read wavelength
1562.85 nm with tgap.
tonic domain is significantly higher since read latencies of
the neuromorphic systems based on memristors usually
occur in orders of ns. These benefits encouraged us to
further explore the possibility of neuromorphic hardware
design based on this technology.
VII. DISCUSSION
The proposed photonic SNN inferencing framework
fills a major void of scaling from device to systems in cur-
rent state-of-the-art photonic neuromorphic works based
on PCMs. However, few challenges stand in the way of
physical demonstration of the proposal that need to be
overcome. Firstly, reconfigurability of the proposed non-
volatile synaptic array is a necessity. Various reconfigura-
bility schemes have been explored on the phase-change
based photonic platforms [24, 32]. We explored the pos-
sibility of adding an input bend waveguide (WGwrite) as
a writing port for each synapse at a distance such that
the inferencing framework is unaffected. The width of
WGwrite (Wwrite) is intentionally considered to be much
lower than the ring waveguide of the synaptic device.
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This is done to achieve asymmetric coupling such that
during writing, the wave leaks out of WGwrite appropri-
ately for efficient writing while during standard inferenc-
ing operation, the wave remains mostly confined within
the ring. Fig. 11 (a) shows the structure and arrange-
ment of WGwrite adjacent to the proposed synaptic de-
vice. tgap denotes the distance between the ring waveg-
uide and WGwrite. We observe that error in transmission
during normal inferencing operation due to the presence
of the WGwrite is around 0.5 % for tgap ∼ 300nm. For
the same distance, we calculated the transient field cou-
pling from the WGwrite to the ring to be 70 %. Thus,
this writing scheme is a viable option for achieving re-
configurability in the proposed network.
The dimensions chosen for our analysis are catered
towards achieving desirable functionality for ring res-
onators of small radii of around ∼ 1.5µm. The main
motivation behind using small ring resonators was to
achieve high area density for scalability. We have ex-
plored a number of challenges arising from such small
rings such as non-uniform bending and coupling losses
across the range of wavelength and fabrication difficul-
ties to achieve critical coupling. We have attempted to
mitigate such challenges by appropriate design. Further,
we delineated the design constraints for scaling individ-
ual synapses to a network of synapses which is necessary
for large-scale neuromorphic systems. GST-based pho-
tonic platforms also experience a small resonance shift
between the different programmable states of the PCM.
The resonance shift between the any two states can be
quantified by [23]:
∆λm
λm,in
=
∆neff,GST
ng,eff
.
LGST
2piRring
(15)
Here, λm,in is the resonant wavelength in the initial state,
∆neff,GST is the difference in effective refractive index
between the states, ng,eff is the group index. For our
case, it amounts to approximately 0.012 nm. In addition
to the variations arising from device characteristics, we
also explored errors arising due to interference from ad-
jacent channels and their impact on the performance of
the proposed photonic SNN. From our analysis, it can
be observed that the network size, N considered in our
synaptic fabric is a rather conservative design. N can
be further increased which would result in higher errors.
However, the effect of such variations have been mod-
elled in Eqn (9) and the resulting accuracy degradation
can be recovered by modifying the training algorithm as
explored for memristive technologies [50].
The challenges of errors arising due to interference be-
tween adjacent rings essentially stems from the usage
of WDM-based computation. To that effect, the lim-
itations of array size due to WDM merits discussion.
WDM, while introducing parallelism in the system, is
constrained by the finesse of the rings. In this work,
we have shown that we can use 16 rings in a single dot-
product engine row which implies that the array can pro-
cess 16 inputs in parallel. The size of the array is thus
limited to 16×N where N would be limited by the area
and not design constraints. However, analogous com-
puting units in the electrical domain using memristive
crossbars are also limited in size due to electro-migration
limits, sneak-paths and line-resistances. The photonic ar-
ray on the other hand, although limited in one direction
due to finesse, can be possibly extended to larger sizes
in the direction of N . Moreover, time multiplexing is a
popular practice when implementing large scale neural
networks on memristive networks, as alluded to earlier.
The possibility of fast writing into PCMs can potentially
make these photonic arrays more suitable for temporally
scalable architectures.
An alternative way to implement Photonic Neural Net-
works is through the use of inteferometers [18] where
the weights of the network are controlled through phase-
shifters. Such phase-shifters can consume significant
amount of power per synapse to maintain the weight.
On the other hand, non-volatile elements based on PCMs
can potentially encode the weights without requiring any
power to maintain their states. However, we do not use
the concept of phase-shift for our design. We encode the
weights in terms of levels of partial crystallization. Non-
volatility is necessary for large-scale neuromorphic sys-
tems for primarily two reasons: i) it eliminates the need
for phase-shifters as constant tuning is not required, and
ii) it provides a platform for in-memory computing rather
than storing the synaptic weights in a separate memory.
In this work, the intention to use non-volatile material
based memory primitive is to eliminate the need for ther-
mal tuners. To the best of our knowledge, this is the
first proposal of photonic neuromorphic platform from
a scalable system point of view based on a non-volatile
memory primitive. Recent proposals [51, 52] have looked
at scalable systems to realize complex neural dynam-
ics using for dynamic learning. However, the flux-based
memory in such systems are dependent on temperature
and also on the run-time of operation. Such detailed
neuro-biological functionalities make them more suitable
for brain-like simulations similar to NeuroGrid [53] in
the electrical domain. In this work, we do not incor-
porate complex biological dynamics of SNNs in our sys-
tem and rather focus on leveraging the inherent sparsity
of spike-based processing while performing image clas-
sification for energy efficiency. The primary motivation
behind exploring this primitive stems from building a po-
tentially reconfigurable neuromorphic system which per-
forms energy-efficient inferencing. For building such neu-
romorphic platforms to perform spike-based processing
in standard architectures, in-memory computing offers
significant promise. To that effect, non-volatile mem-
ory primitives are quintessential and more suitable as
they potentially eliminate the need for off-chip DRAM
accesses, thus alleviating memory bottlenecks.
A popular way of implementing such spike-based in-
ferencing systems is to train a network as an Artificial
Neural Network (ANN) and then convert it to a Spik-
ing Neural Network (SNN) by well explored conversion
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algorithms[42]. This method has seen considerable suc-
cess [44] in image classification, far beyond the scope of
spike-based training algorithms. The neurons in ANNs
are usually non-linear mathematical functions, such as
Rectified Linear Units (ReLU), sigmoid or tanh with
ReLU being the most popularly chosen neuron function-
ality. During conversion, an artificial neuron with ReLU
functionality can be directly converted to an IF neuron,
mathematically [44]. This explains why we have chosen
IF neuron as the spiking neuron in our proposal. IF neu-
rons are not associated with time-constants as it does not
include leak factors and the operations are fairly simple
unlike other spiking neurons. The proposal concerns with
building spike-based photonic neuromorphic inferencing
platform for image classification task. Note, the neuron
does not bear exact resemblance to biological neuron,
however, the design leverages the event-driven behavior
of biological neurons. The aim of this work is to build
a fast neuromorphic inferencing platform in the spiking
domain to perform machine learning tasks such as im-
age classification. Several works [53] have previously ex-
plored brain-like neuron and synaptic functionalities with
more significant resemblance for complex neural simula-
tions, albeit in the electrical domain.
The major advantage of building neuromorphic sys-
tems based on Photonics rests in its speed of operation.
The primary bottleneck in ‘write’ latencies arise from the
programming time of the IF neuron which can also be
performed at 200ps. Although the current technology is
power expensive during writing, the speed of writing still
enables us to achieve a reasonable energy efficiency. With
further optimization of switching techniques or by use of
alternative PCMs with lower switching power, further en-
ergy benefits can also be aimed for to achieve comparable
energy consumption to other technologies in the electri-
cal domain. In turn, the proposed photonics computing
platform eliminates various drawbacks usually faced in
the electrical counterparts such as metal wire resistance,
electromigration, sneak paths, etc. Despite the inherent
challenges in the design and implementation, our pro-
posed SNN framework based on GST-on-silicon photon-
ics neuromorphic fabric enables parallelism through in-
tegration of a synaptic network with IF neurons. Such a
design paves the way for scalable photonic architectures
suitable for large-scale neuromorphic systems catered to
perform fast computations.
VIII. CONCLUSION
We have proposed a photonic Spiking Neural Network
computing primitive through seamless integration of non-
volatile synapses and ‘Integrate-and-Fire’ Neurons based
on Phase-change materials. The microring resonator de-
vices explored for such synapses and neurons leverage the
differential optical absorption of GST for non-volatility.
We use the WDM technique to scale individual synapses
into a large-scale synaptic array capable of performing
parallelized dot-products. Our design is based on ring
resonators of radius comparable to the wavelength of op-
eration in order to achieve high area density while main-
taining performance. We explore several challenges in-
volved in such small ring resonators and proposed cer-
tain design modifications to achieve uniform and desir-
able characteristics across the entire operating range of
wavelength. Finally, we developed a device to system
level framework to evaluate the performance of the pro-
posed photonic in-memory computing primitive and IF
neurons as an SNN inferencing engine by building be-
havioral models of the photonic neuromorphic fabric and
achieve comparable performance to an ideal network.
Neuromoprhic systems based on Integrated Photonics of-
fer an alternative dimension to the current wave of ex-
ploring beyond von-Neumann computing frameworks and
our proposed photonic SNN inferencing engine achieves a
significant step towards proposing individual non-volatile
devices capable of performing in-memory computing and
scaling to a network of such devices to realize a truly
integrated Spiking Neural Network.
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